

SST

tb_cunit

Type	Signals
wire	a_r3[3:0]
wire	flag_en
wire	mem_enable
reg	opcode[3:0]
reg	r1[3:0]
reg	r2[3:0]
reg	r3[3:0]
wire	result[3:0]
wire	sel[1:0]
wire	write_enable

Filter:

Append Insert Replace

Signals

Time

a_op[2:0]

a_r2[3:0]

a_r3[3:0]

flag_en

mem_enable

opcode[3:0]

r1[3:0]

r2[3:0]


r3[3:0]

result[3:0]

sel[1:0]

write_enable

Waves



VCD info: dumpfile cunit.vcd opened for output.

0opcode=1000,r1=0000,r2=0010,r3=0000,a_r2=0010,a_r3=xxxx,result=0000,write_enable=1,a_op=000,sel=01,mem_enable=0,flag_en=1
10opcode=1001,r1=0000,r2=0010,r3=0011,a_r2=0010,a_r3=0011,result=0000,write_enable=1,a_op=001,sel=01,mem_enable=0,flag_en=1
20opcode=1010,r1=0000,r2=0010,r3=0011,a_r2=0010,a_r3=0011,result=0000,write_enable=1,a_op=010,sel=01,mem_enable=0,flag_en=1
30opcode=1011,r1=0000,r2=0010,r3=0011,a_r2=0010,a_r3=0011,result=0000,write_enable=1,a_op=011,sel=01,mem_enable=0,flag_en=1
40opcode=1100,r1=0000,r2=0010,r3=0011,a_r2=0010,a_r3=0011,result=0000,write_enable=1,a_op=100,sel=01,mem_enable=0,flag_en=1
50opcode=1101,r1=0000,r2=0010,r3=0011,a_r2=0010,a_r3=0011,result=0000,write_enable=1,a_op=101,sel=01,mem_enable=0,flag_en=1
60opcode=1110,r1=0000,r2=0010,r3=0011,a_r2=0010,a_r3=0011,result=0000,write_enable=1,a_op=110,sel=01,mem_enable=0,flag_en=1
70opcode=0000,r1=0000,r2=0010,r3=0011,a_r2=0010,a_r3=0011,result=0000,write_enable=1,a_op=000,sel=00,mem_enable=0,flag_en=0
80opcode=0001,r1=0000,r2=0010,r3=0011,a_r2=0010,a_r3=0011,result=0000,write_enable=1,a_op=000,sel=10,mem_enable=0,flag_en=0
90opcode=0010,r1=0000,r2=0010,r3=0011,a_r2=0010,a_r3=0011,result=0000,write_enable=0,a_op=000,sel=00,mem_enable=1,flag_en=0
100opcode=0011,r1=0000,r2=0010,r3=0011,a_r2=0010,a_r3=0011,result=0000,write_enable=1,a_op=000,sel=11,mem_enable=0,flag_en=0